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    Abstract For the future development of semiconductor quantum dot transistors, a novel n-i-p-type 
semiconductor quantum dot transistor consisting of an n-type source, an i-type dot, and a p-type drain is 
presented in this paper. The explicit steady-state solution to a set of an infinite number of stochastic 
theoretical probability equations is given. The solution is applicable to both metal and semiconductor 
quantum dot transistors. The electron and hole current characteristics controlled by means of the gate 
voltage are computed numerically, and it is pointed out that the electron or hole current state can be 
selected by applying a positive or negative gate voltage. 
 
1 Introduction 
     Quantum transistors are regarded as being the most suitable key component for next-generation 
advanced high-density integrated circuit technology. Therefore, quantum transistors have been the subject 
of active research in recent years, in particular, with relevance to the fields of nano- and/or atomic-scale 
technologies. Although quantum transistors still need to be improved for use as commonly applicable 
performance transistors in conventional integrated circuit technology, it is widely believed that they will 
provide innovative paths for future development of low-power, high-speed digital information 
technologies. 
     Among quantum transistors, the quantum dot transistor in particular is considered to be a 
fundamental building block for quantum device technologies, and has been intensively explored both 
experimentally and theoretically [1]. Technologies for fabricating quantum dot transistors have now 
reached such a level that the electrical characteristics can be precisely controlled by the accurate control of 
the device structure configuration processes [2]. Therefore, it is important to develop a simple theoretical 
method applicable to practical device analysis and design. 
     The foundations for the development of quantum dot transistors were first established through the 
theoretical study of the resistance properties of thin metal films [3], the concept of the tunneling resistance 
at the contact boundary of two metals having different Fermi levels [4], and consideration of charging 
quantization [5]. On the basis of the above considerations, theoretical concepts, including the Coulomb 
blockade phenomena for a prototype quantum dot transistor, were developed [6] [7]. The theory has been 
extended to include a method of stochastic theoretical probability equations, effects of quantum energy 
levels, and the discrete charging energy in the dot [8]. Furthermore, simulation studies based on the above 
theoretical considerations and simplified analytical treatments have been reported [9]-[12]. It is useful if an 
explicit solution is obtained for above problems, however, the derivation of such an explicit solution is 
generally complex, and an explicit solution for such the problems has not yet been reported.  
     Although a solution that includes the time variation of the probabilities is mathematically 
advantageous for detailed descriptions of device operation, a steady-state solution generally comprises a 
simpler formula and is sufficiently useful for practical analyses and design. The derivation of the explicit 
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steady-state solution for the equations is considered in this paper. For the derivation, a charging process is 
treated as a synthesis of four transitions. The transitions are flow-in tunneling from the source to the dot 
and from the drain to the dot, and flow-out tunneling from the dot to the source and from the dot to the 
drain. 
     For a quantum dot, a semiconductor dot can be implemented as well as a metal dot. An n-i-p-type 
semiconductor quantum dot transistor is suggested as a novel type structure in this paper. The n-i-p-type 
structure consists of an n-type source, an i-type dot, and a p-type drain. As is well known, there is electron 
current in an n-type semiconductor and a hole current in a p-type semiconductor. Experiments on the point 
contact channel connecting n-type and p-type source/drain have been reported, and the electron current in 
n-type source/drain under a positive gate voltage and hole current in p-type source/drain under a negative 
gate voltage have been demonstrated [13]. These experimental results support the possibility that the 
n-i-p-type device introduced in this paper can yield a new function to select an electron current or a hole 
current. 
     It is therefore expected that some particularly useful characteristics could be obtained by introducing 
the n-i-p-type structure. Analyses of the n-i-p-type quantum dot transistor and device are thus very 
important for the development of quantum transistors. From the viewpoint of a future no-error information 
system based on all-error-detecting and all-error-correcting rules, a no-error electronic circuit system and a 
no-error communication system are necessary. The feasibility of a no-error optical communication system 
has been experimentally demonstrated [14], and the quantum dot transistor is considered be important to 
demonstrate feasibility of the no-error electronic circuit system [15]. 
     In the second section, the metal quantum dot transistor is considered as a fundamental step for 
analyses of the semiconductor quantum dot transistor. The semiconductor quantum dot transistor is 
considered in the third section. The electron and hole current characteristics controlled by means of the 
gate voltage are considered in detail.  
 
2 Characteristics of the Metal Dot Transistor  
2.1 Stochastic Equations and Steady-State Solution 
     In this section, quantum dot transistors implementing metal quantum dots are considered, and an 
analytical method based on a stochastic theory that can be generally applied to the semiconductor quantum 
dot transistor to be presented later is introduced. The circuit model for the quantum dot transistor is shown 
in Fig. 1. In the circuit model, RS and RD represent the tunneling resistances of the source- and drain-side 
barriers, and CS, CD, and CG are the dot-to-source, the dot-to-drain, and the dot-to-gate capacitances, 
respectively. 
     The fundamental concept for analyses of the current-voltage characteristics of the quantum dot 
transistor is based on the assumption that tunneling transitions of electrons to or from the dot occur one by 
one. For the analyses, let PN(t) be the probability of the charging state that N electrons are confined in the 
dot at time t, and the probability that an electron tunnels into or out from the dot in the charging state N in 
an infinitesimally short time interval dt is given by Nλ dt or Nμ dt, respectively. It is reasonable to assume 
that the probability of two or more electrons tunneling in the time interval dt is of second or higher order 
smallness with respect to dt. Since higher order simultaneous tunneling of two or more electrons is not 
common in normal conduction, and is seen as a cooper pair transition, being a particular phenomenon 
observed at superconductor junctions, it is permissible to neglect the higher order tunneling in the 
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treatment of tunneling in the quantum dot transistor. Furthermore, a co-tunneling phenomenon should also 
 
Fig. 1 Quantum dot transistor model. 
 
be considered for accuracy; however, it can be neglected for the treatment as a fundamental step. The 
charging electron number state transition diagram is depicted in Fig.2. 
     
Fig. 2 State transition diagram. 
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From the above discussions, a set of equations for the probabilities of the states, where N electrons are 
confined in the dot at time t, is given by 
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From a mathematical point of view, Eq. (1) is an equation that describes creation and destruction processes 
in the stochastic theory. A time-varying probability solution is useful for detailed analyses, and can be 
obtained if the above equations are exactly solved. The steady-state solution, however, is also important 
and useful for practical analyses of the quantum dot transistors because of its simplicity. Therefore the 
derivation of the steady-state solution is considered. 
     Assuming that pN is the probability in a steady-state, Eq. (1) becomes 
          
(2)                    )(-                                       
   )( 1111
∞<<∞
+=+ ++−−
N
pμpλpμλ NNNNNNN  
It can be assumed here that the upward and downward transition rates illustrated in Fig.2 are equivalent 
because of the steady-state, and thus, the above equations are simplified and become: 
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Using the probability p0 as a initial term to solve the above recurrence formula Eq. (3), solutions for the 
probability pN for positive and negative values of N are respectively given by:  
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The undetermined probability p0 in the above equations can be fixed by using the axiom in probability 
theory that requires the sum of all probabilities to be equal to unity. 
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The application of the formula gives the following expression for p0. 
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In the above analyses a negative value of N represents positively charged states of the dot, and corresponds 
to a lack of N electrons in the metal dot or to an excess of N holes in a semiconductor dot introduced in a 
later section. 
30 
Electron and Hole Current Switching n-i-p Type Semiconductor Quantum Dot Transistor 
 
2.2 Gate Voltage and Electron Tunneling 
     Before analyzing the semiconductor quantum dot transistors, it is important to understand the precise 
characteristics of a basic and simple metal quantum dot transistor. Fig. 3 and 4 show potential diagrams for 
the metal quantum dot transistor when positive and negative gate voltages are applied, respectively. In the 
metal quantum dot transistor, the current is carried only by electrons. 
     
Fig. 3 Potential diagram when positive gate voltage is applied. 
 
The flow-in rate of electrons to the dot Nλ  when N electrons are charged in the dot can be derived on the 
basis of the concepts given in the above figures. The equivalent voltage in the dot to an electron flowing 
into the dot, which is an increment in energy resulting from the addition of the electron to the dot, can be 
represented by an equation independent of the sign of N in this case and is given by:  
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The above equation is independent of the sign of N, and the following representations CΣ=CS+CD+CG and e 
for the positive elementary electric charge are used. A total flow-in rate Nλ  of electrons to the dot is given 
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Fig. 4 Potential diagram when negative gate voltage is applied. 
 
by a sum of flow-in rates from both sides. 
                                    DS NNN λλλ +=            (6a) 
In the above equation, NλS  and NλD  represent the flow-in rates of electrons from the source and drain, 
respectively. The flow-in rate from the source NλS , which can be derived from the orthodox theory [6] [7], 
is given by 
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The flow-in rate from the drain NλD  is given by a similar equation in which the subscript S is replaced 
with D. 
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     Similarly, the flow-out rate of electrons Nμ can also be obtained. The equivalent voltage to an 
electron flowing out from the dot, which is a decrement in energy resulting from the subtraction of the 
electron from the dot, becomes an equation independent of the sign of N in this case and is given by: 
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Therefore the flow-out rate Nμ  is given by 
                                     DS NNN μμμ +=              (7a) 
where NμS  and NμD  are the flow-out rates of an electron flowing from the dot to the source and from 
the dot to the drain, respectively. The flow-out rate to the source NμS  is given by: 
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and the flow-out rate to the drain NμD  is given by a similar equation in which the subscript S is replaced 
with D. 
 
2.3 Gate Voltage and Current Characteristics 
     Using the probabilities derived in Section 2.1 and the flow-in and flow-out rates given in Section 2.2, 
the steady-state current in the quantum dot transistor is obtained and is given as: 
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In the central part of Eq. (8), the summation of the first term corresponds to the flow-in current from the 
source to the dot, and summation of the second term corresponds to the flow-out current from the dot to the 
source. The first and second terms in the right-hand side of Eq. (8) correspond to the flow-out current from 
the dot to the drain and the flow-out current from the drain to the dot, respectively. 
     Fig. 5 shows the current-voltage (I-VG) characteristics of the quantum dot transistor when positive 
and negative gate voltages are applied. Two current-voltage characteristics for temperatures of T=30 and 
300 K are presented. The device parameters describing the transistor structure are taken as 
F100.1 18−Σ ×=C and Ω×== 5DS 100.1RR . The values of VS/(e/CΣ)=-0.1 and VD/(e/CΣ)=0.1 are 
assumed for both the source-gate and drain-gate voltages. As shown in Fig.5, symmetric current-voltage 
characteristics are observed when both negative and positive gate-voltages are applied to the metal 
quantum dot transistor. 
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Fig. 5 Current characteristics when positive and negative gate voltages are applied. 
 
 
Fig. 6 Temperature characteristics of staircase on the metal quantum dot transistor when  
     a drain or a source voltage only is varied. 
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Fig. 7 Gate voltage characteristics of staircase on the metal quantum dot transistor when a drain voltage is  
     varied. (● ; the current for VS=0, VG/(e/CΣ)=0.6, and VD/(e/CΣ)=0.2) 
 
To analyze the above characteristics, computations of the staircases are necessary. Fig. 6 shows the 
temperature dependence of the source-drain currents controlled by the source-gate and drain-gate voltages 
in the cases of T=30 K and 300 K. Clear steps can be seen on the T=30 K curve, though not in the case of 
T=300 K. For large values of VD and –VS, both the currents for 30 and 300 K increase linearly and overlap 
asymptotically. For T=0 K, while no curve is drawn in the figure, the lower corners of steps have more 
sharpness, however, the fundamental characteristics are similar to both the 30 and 300 K cases. 
     Fig. 7 shows the gate voltage dependence of the currents controlled by the drain-gate voltage for 
T=30 K. The currents are computed for the values of the normalized gate voltage VG/(e/CΣ)=0, 0.2, 0.4, 0.8, 
and 1.0, and the results show cyclic properties. The current in the case of the normalized gate voltage of 1.0 
becomes the current in the case of the normalized gate voltage 0 recurrently. The symbol ● indicates the 
current value for conditions of VS=0, VG/(e/CΣ)=0.6, and VD/(e/CΣ)=0.2. The conditions equivalently 
correspond to the case of VS/(e/CΣ)=-0.1, VG/(e/CΣ)=0.5, and VD/(e/CΣ)=0.1, and the current value is equal 
to the peak values of the oscillation for T=30 K in Fig.5. Based on Fig.7, several combinatorial conditions 
can be selected for various transistor operations.  
    
3 Characteristics of n-i-p-Type Semiconductor Quantum Dot Transistor 
3.1 n-i-p-Type Structure 
     In this section, a novel n-i-p-type semiconductor quantum dot transistor, consisting of an n-type 
source, an i-type dot, and a p-type drain, is presented, and the structure and the operational principle of the  
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Fig.8 Band diagram of an n-i-p-type quantum dot transistor when zero voltages are applied. 
 
Fig.9 Band diagram of the n-i-p-type quantum dot transistor when a positive gate voltage is applied. 
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Fig.10 Band diagram of the n-i-p-type quantum dot transistor when a negative gate voltage is applied 
 
transistor are discussed. The band diagram of the n-i-p-type transistor in thermal equilibrium is shown in 
Fig.8. Under these conditions, the applied voltages are zero (VG=VS=VD=0), and the Fermi levels at the 
source EFS, the dot EFI , and the drain EFD are aligned. 
     The current control phenomenon of the semiconductor quantum dot is similar to that of the metal 
quantum dot transistor. In the n-i-p-type semiconductor quantum dot transistor, however, both electrons and 
holes can be carriers of current, and the theory therefore has to be configured to include both electron and 
hole effects. The theory for both currents caused not only by electron tunneling but also by hole tunneling 
will be considered in a later section, and detailed analysis of the characteristics of the n-i-p-type transistor 
will be carried out. 
 
3.2 Electron and Hole Tunneling 
     The band diagram of the n-i-p-type quantum dot transistor, when a positive gate voltage is applied, 
wherein the bottom of the conduction band at the source ECS is adjusted to be slightly higher than the 
bottom of the conduction band at the drain ECD by appropriately setting the external voltages VS and VD, is 
illustrated in Fig.9. As shown in the figure, the voltage differences applied to the source-dot and the 
dot-drain are given by VG-VS and VG-VD respectively. Under such bias conditions, the electrons and holes in 
the source and drain can be considered to be in quasi-thermal equilibrium since the source and the drain are 
relatively large and the dot is interacting with the source and drain. Therefore, the Fermi level in the dot 
should be considered under influences from both the source and drain sides, and will be discussed in detail 
later. 
     Under these conditions, electrons flow into the dot and holes flow out from the dot when a positive  
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gate voltage is applied. In the model, the charged particles confined in the dot are assumed to be electrons 
when a positive gate voltage is applied and holes when a negative gate voltage is applied as shown in 
Fig.10. In exactly terms, many states, in which infinite combinations of the numbers of electrons and holes 
giving the same difference N, are possible. It is assumed, however, that almost all electron-hole pairs 
confined in the dot have recombined since the band gap energy of the intrinsic semiconductor dot is 
considerably higher than the thermal energy at room temperature in a typical quantum dot transistor. The 
band gap energy is normally set to a value considerably higher than the thermal energy for operation of the 
quantum dot transistor. 
     Similar to the treatment of the metal dot transistor given in the previous section, the negative charge 
flow-in rate  Nλ is given by 
          NNN λλλ DS +=                             (9a) 
For a positive value of N, a negative charge flow-in rate to the dot Nλ  is regarded as a sum of electron 
flow-in rates from the source NλS and the drain NλD  to the dot. The two terms on the right-hand side of 
Eq. (9a) can be estimated in a similar manner to the former metal quantum dot transistor and are obtained 
by simply extending the orthodox theory giving 
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where ( )XF +S  is given by 
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     In the above equations, RSe and RDe are the tunneling resistances for an electron through the source 
and drain side barriers, respectively, and EQe is the lowest state of electrons in the conduction band of the 
dot biased by –eVG and EFS is the Fermi level in the source biased by -eVS. (3) The equation for ( )XF +S  
is derived in a similar manner based on the concept for the derivation of Eq. (6b). The integrant in the 
equation consists of two parts; the first part is the Fermi-Dirac distribution in the source and the second 
part is the empty state distribution in the dot. While the Fermi level in the dot, when no electron is charged, 
is given by E0, the Fermi level in the dot when an electron is charged, however, becomes the electron 
energy level of the charged electron, since the highest level of electron energies in the dot at temperature 0 
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K is the quantum energy level in the conduction band occupied by the last charged electron. Therefore the 
Fermi level when N electrons are charged into the dot is given by EQe+(N+1/2)e2/CΣ.  
     For derivation of Eq. (6b) to the metal, the value of the energy E for an electron can take any value 
between -∞ and ∞. For the semiconductor, however, the integration has to be limited to the conduction 
band for an electron.  X=max{ECS, EQe} should then be assumed as the lower bound of the integration 
because the lowest energy level of tunneling electrons is a higher value among both the lower bound levels 
in the source and the dot. ( )XF +D  is given by an equation similar to the equation for ( )XF +S , where 
the subscript S is replaced with D. All other necessary rates can be calculated in a similar manner, and are 
given in the appendix. 
 
3.3 Switching between Electron or Hole Current 
     The derived flow-in and flow-out rates in the previous section allow performance of the steady-state 
current calculations for the n-i-p-type semiconductor quantum dot transistor. The current can be considered 
separately for cases where positive and negative gate voltages are applied. When the gate voltage is 
positive, the current is an electron current Ie given by:  
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The first and second terms in the central part of the above equation represent the flow-in current of 
electrons to the dot from the source, while the third term represents the flow-out current of electrons from 
the dot to the source. The right-hand side represents the same current of electrons on the drain side.  
     The current in the case of a negative gate voltage is a hole current Ih, and is given by: 
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The first and second terms in the central part of the above equation represent the flow-out current of holes 
from the dot to the source, while the third term represents the flow-in current of holes from the source to 
the dot. The right-hand side represents the same current on the drain side. 
     Fig. 11 shows the dependencies of the electron and hole currents on the applied gate voltage. Two 
curves corresponding to T=30 and 300 K are shown. It is assumed that the parameters for the n-i-p-type 
semiconductor quantum dot transistor are taken as F100.1 18−Σ ×=C , Ω×== 5DeSe 100.1RR , 
Ω×== 5DhSh 100.2RR , and 1.1 V for a band gap EB of the semiconductor dot as a numerical example. 
Although various effects caused by the dependence of quantum levels on dot size can also be included for 
detailed analysis, consideration of such complex effects would probably make the characteristics that we 
have focused on here unclear. Therefore, calculations have been carried out for the case wherein quantum 
level continuum is permitted for electrons and holes. The Fermi levels in the n-type source and p-type drain, 
EFS and EFD, are assumed to be equal to ECS and ECD here in the computational model for simplicity. Both 
the source and drain voltages then become VS=-EB/(2e) and VD=EB/(2e) to align all the ECS, ECI, and ECD. 
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Fig.11 Electron and hole current characteristics. 
 
Fig.12 Temperature characteristics of staircase on the n-i-p-type quantum dot transistor when a drain-gate  
      or a source-gate voltage is varied. 
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Fig.13 Gate voltage characteristics of staircase on the n-i-p-type quantum dot transistor when a drain-gate  
      or a source-gate voltage is varied. (■ and ● ; the current values for VS=-EB/(2e), VD=EB/(2e), and  
      VG/(e/CS)=0.5 and -0.5) 
 
 
As shown in the figure, the direction of the current is invariant even if the sign of the gate voltage is 
changed. The current, however, is carried by electrons when the gate voltage is positive and by holes when 
gate voltage is negative, and both have different current intensities since the tunneling resistances for the 
electrons and holes have different values. It is clear that a new phenomenon with no amplitude difference 
cannot be observed from simple current-voltage characteristics because the sign of the current remains the 
same for both the positive and negative gate voltages. However, if a magnetic field is applied across the 
device, the Hall effect output voltage switched by the flows of electrons or holes can be observed. 
     Fig. 12 shows the temperature dependencies of the staircases for T=30, 100, 200, 300 K, and clear 
first steps are seen for each temperature. However, the second and higher order steps are not clear and have 
smaller jumps than the corresponding first order steps. The reason for the smaller jump properties for the 
second or higher order steps relates to a forbidden band limitation. For the metal case, a large number of 
electrons can contribute to the currents when large source or drain voltages are applied, and there is no 
such forbidden band limit. In general, the currents controlled by the drain voltage (right hand side in the 
figure) have larger values than those controlled by the source voltage (left hand side). The currents 
controlled by the drain voltage are based on hole current and the current by the source voltage are based on 
electron current. The differences between the electron and hole currents are caused by tunnel resistances, 
and are not based on the n-i-p-type structure, while the resistances include the important factors of electron 
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and a hole tunneling rates, the effective masses, and carrier densities. 
     The gate voltage dependence of the current controlled by the drain and the source voltages in the 
case of T=30 K are shown in Fig. 13. Values of 0, 0.25, 0.5, 0.75, and 1.0 are selected for the normalized 
gate voltage, and small steps due to the hole currents and large steps due to the electron currents appear 
according to the values of the gate voltage. The cyclic property is not achieved in the semiconductor 
quantum dot transistor currents because of a saturation effect. The symbols ■ and ● indicate the current 
values for conditions of VS=-EB/(2e), VD=EB/(2e), and VG/(e/CS)=0.5 and -0.5. Both the current values 
correspond to the peak currents in the electron and the hole current areas in Fig.11 respectively. 
 
4 Conclusions 
     In this paper, a novel n-i-p-type semiconductor quantum dot transistor consisting of an n-type source, 
an i-type dot, and a p-type drain was presented, and electron and hole current characteristics for the 
transistor were theoretically analyzed. For the problems, an explicit steady-state solution to the stochastic 
theoretical probability equations was derived. The solution is equivalently applicable to both metal and 
semiconductor quantum dot transistors. As a result of the analysis, it was shown that an asymmetric 
property appears in the current-voltage characteristics and the electron or the hole current state can be 
switched by means of the applied gate voltage. 
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Appendix 
     The negative flow-in rate to the dot for a negative value of N is regarded as a sum of hole flow-out 
rates from the dot to the source and the drain, and the two terms in the right-hand side of Eq. (9a) become 
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where ( )XF −S  is given by 
          
( )
( ) dE
XF
kT
CeNEE
X
kT
EE ⎟⎟
⎟
⎠
⎞
⎜⎜
⎜
⎝
⎛
+
−
+
=
Σ+−−∞− −
−
∫ 2QhFS 21
S
e1
11
e1
1  
In the above equations, RSh, RDh are the tunneling resistances for a hole through the source and drain side 
barriers, respectively, and EQh is the lowest state of a hole in the valence band of the dot where X=min{EVS, 
EQh}. ( )XF −D  is given by an equation similar to the equation for ( )XF −S  where the subscript S is 
replaced with D. 
     The negative charge flow-out rate Nμ  is derived in a similar manner to the negative charge flow-in 
rate  Nλ . 
                                     DS NNN μμμ +=               (A2) 
For positive value of N, negative charge flow-out rates from the dot become 
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where ( )XG +S  is given by 
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For negative value of N, negative charge flow-out rates from the dot become 
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